

# **EXHIBIT I**

**REDACTED**

# **EXHIBIT J**

8214614

Sun, Shi-Chung

**PHYSICS AND TECHNOLOGY OF POWER MOSFETS**

*Stanford University*

Ph.D. 1982

**University  
Microfilms  
International** 300 N. Zeeb Road, Ann Arbor, MI 48106

FCS1689204

PHYSICS AND TECHNOLOGY OF POWER MOSFETS

A DISSERTATION

SUBMITTED TO THE DEPARTMENT OF ELECTRICAL ENGINEERING

AND THE COMMITTEE ON GRADUATE STUDIES

OF STANFORD UNIVERSITY

IN PARTIAL FULFILLMENT OF THE REQUIREMENTS

FOR THE DEGREE OF

DOCTOR OF PHILOSOPHY

By

Shi-Chung Sun

February 1982

FCS1689208

I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and quality, as a dissertation for the degree of Doctor of Philosophy.

  
(Principal Adviser)


I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and quality, as a dissertation for the degree of Doctor of Philosophy.



I certify that I have read this thesis and that in my opinion it is fully adequate, in scope and quality, as a dissertation for the degree of Doctor of Philosophy.



Approved for the University Committee  
on Graduate Studies:

  
Arnold J. Lieberman  
Dean of Graduate Studies

FCS1689209

## ABSTRACT

The power-handling capability of power MOSFETs is beginning to rival bipolar transistors. This new capability is based on the use of double-diffusion techniques to achieve short active channels and on the incorporation of a lightly doped drift region between the channel and drain contact, which largely supports the applied voltage. In this work, quantitative models for on-resistance are developed for the three most commonly used structures—the LDNOS, VDMOS, and VMOS. These models are useful in optimizing a particular device and in comparing all of them for a specific application.

Small surface spacings and geometries in the VDMOS result in two-region saturation I-V characteristics that can be explained in terms of the depletion of the epitaxial region between channel junctions. A first-order I-V solution demonstrates the dependence of this phenomenon on the physical structure. The degradation of this effect on device transconductance can be more severe than thermal effects in high-current operation.

Breakdown limitations and parasitic bipolar latchback are examined in detail and are related to device structure and processing. The switching requirement  $dV/dt$  during turn-off places a severe constraint on channel thickness and doping concentrations under most layout conditions. The punchthrough limit dominates only when the channel contacts are adjacent to the edges of the gates. The differences in performance and on-resistance between power-MOS and bipolar devices are studied in terms of carrier injection and transport mechanisms.

Knowledge of electron mobility in both inversion and accumulation layers is essential for accurate modeling of power MOSFETs. This need resulted in an extensive set of mobility measurements as a function of various processing parameters. Analytical expressions are derived to predict mobility over a wide range of conditions, and the results will have significant impact when optimizing the performance of all types of MOS structures.

2. Similarity between RESURF and Ion-Implanted Offset-Gate MOSFETs

Erb and Dill [5.7] first proposed the ion-implanted offset-gate (or "extended drain") MOSFET in Fig. 5.5 wherein the completely depleted offset region greatly reduces the drain field. The advantage of this structure is that breakdown voltage can be controlled by adjusting the ion dose. This configuration has been modified for the silicon-on-sapphire (SOS) transistor in Fig. 5.6 [5.2] and for the E-MOS transistor in Fig. 5.7 [5.3].




Fig. 5.5. CROSS SECTION OF AN ION-IMPLANTED OFFSET-GATE HIGH-VOLTAGE MOSFET [5.7].




Fig. 5.6. CROSS SECTION OF THE OFFSET-GATE SOS/MOS TRANSISTOR [5.2].




Fig. 5.7. CROSS SECTION OF THE HIGH-VOLTAGE DMOS TRANSISTOR [5.3].

In both the offset-gate and RESURF MOSFETs, a JFET (pinched resistor) between the active low-voltage region and the high-voltage contact region is introduced to reduce the surface field. The equivalent circuit in Fig. 5.8 is represented by an MOS transistor in series with a JFET.




Fig. 5.8. EQUIVALENT CIRCUIT OF THE STRUCTURES IN FIGS. 5.5, 5.6, AND 5.7.

The portion of the offset gate in Fig. 5.5 is redrawn in Fig. 5.9 wherein the ion-implanted N- region is deeper than the N+ drain contact. The resemblance between the two structures is apparent. When the N- region is ion implanted, it becomes an offset gate and, when it is epitaxially grown, it becomes RESURF. There is also an optimal ion-implanted dose to maximize the breakdown voltage, and Fig. 5.10 plots this voltage as a function of dosage [5.3]. When the ion dose is high, avalanche breakdown occurs at the terminal of the N- region to the source (A in Fig. 5.9) and this region is not depleted; when the dose is low,




Fig. 5.9. SIMILARITY BETWEEN OFFSET-GATE AND RESURF MOSFETS.




Fig. 5.10. BREAKDOWN VOLTAGE AS A FUNCTION OF ION-IMPLANTED DOSE. Substrate doping is  $1.5 \times 10^{14} \text{ cm}^{-3}$  ( $\pm .3$ ).

the  $N^-$  region is completely depleted and breakdown occurs at the terminal of the  $N^+$  drain region (B in Fig. 5.9). The optimal ion-implanted dose is experimentally determined to be nearly equal to  $1.1 \times 10^{12} \text{ cm}^{-2}$ .

3. Derivation of  $N_D(\text{epi}) \cdot d_{\text{epi}} \approx 1 \times 10^{12} \text{ cm}^{-2}$  at Ideal Bulk Breakdown

As noted above, the ion-implanted offset-gate region or the thin epitaxial layer can be regarded as a pinched resistor (JFET). To

# **EXHIBIT K**

## A HIGHLY RELIABLE 16 OUTPUT HIGH VOLTAGE NMOS/CMOS LOGIC IC WITH SHIELDED SOURCE STRUCTURE

H. Wakaumi, T. Suzuki, M. Saito and H. Sakuma

Microelectronics Research Laboratories, NEC Corporation  
4-1-1 Miyazaki, Miyamae-ku, Kawasaki 213, Japan

### ABSTRACT

A high voltage MOS IC, which consists of 16 high voltage NMOS transistor array having 400 V, 0.5 A output characteristic and its control CMOS logic, was newly developed. High and low voltage NMOS transistors of the IC are equipped with shielded source structure to realize completely parasitic bipolar effect-free high voltage MOS ICs.

Practically, this IC successfully drove a plasma display panel at 200 V, 2 MHz without any parasitic effect and its high operation reliability was verified.

To examine high integration density possibility, parasitic bipolar effects due to the interferences between high and high voltage transistors, low and low voltage transistors, and high and low voltage transistors, were experimentally investigated. As a result, it was confirmed that the "shielded source structure" realizes high density high voltage MOS ICs.

### INTRODUCTION

Recently, the cost and size reduction, and display area enlargement of flat display panels, such as PDP, ELD and dot matrix VFD, have been strongly demanded. Driver circuits for these display panels, necessarily have a lot of high voltage circuit outputs. Therefore, the monolithic IC equipped with high voltage transistors and their control logic circuits on the same chip, is essential to meet the above requirement. High voltage planar MOS ICs are thought to be most suited for such an IC, because of its isolation ease and high speed operation [1][2][3].

However, negative resistance breakdown due to parasitic bipolar effect, is known to be observed in a high voltage planar NMOS transistor, a key device for high voltage MOS ICs. [4] Therefore, the high voltage transistor has a narrow ASO (Area of Safe Operation). To solve this problem, a high voltage MOS transistor with parasitic effect-free characteristic, was realized using the proposed "shielded source structure". [5][6]

The low voltage logic, for controlling the high voltage transistors, should be CMOS with low power dissipation and large noise immunity characteristic. However, since high resistivity substrate is used to realize high breakdown voltage for the high voltage MOS transistor, latch up phenomena in CMOS logic become easily to occur. Since the latch up is one of parasitic bipolar effect, the shielded source structure will be effective to suppress the latch up.

This paper describes, a newly developed, 16 output high voltage NMOS/CMOS logic IC without any parasitic effect. This is achieved by adopting shielded source structure. The possibility of realizing even higher integration density IC by using the shielded source structure is also discussed, based on experimental results.

### DEVICE STRUCTURE


In the new IC, the shielded source structure, in which the high impurity density p<sup>+</sup> ground layer entirely covers n<sup>+</sup> source layer except for the MOS channel plane, is adopted in high voltage NMOS transistors and in low voltage NMOS transistors for CMOS logic, as shown in Fig. 1. Since p<sup>+</sup> ground layer potential is equal to that for the source (n<sup>+</sup>), even if voltage drop at the substrate due to substrate current occurs, the source junction is not forward-biased. In consequence, the parasitic bipolar effect doesn't occur. These n<sup>+</sup> source layer and underlying p<sup>+</sup> ground layer are simply fabricated by As<sup>+</sup> and B<sup>+</sup> ion implantations through the same source mask windows in a self-aligned manner.

The IC is made up of 8 input-output buffer circuits, 16 blocks of serial-in/parallel-out shift register, latch, gate and buffer circuit and 16 output high voltage NMOS transistors (Fig. 2). The buffer circuit consisting of 4 stage inverters is designed to have 5 MHz driving capability for the high voltage transistor gate. The high voltage transistors are controlled by Output Enable (OE), Toggle (To) and Data (D in1 or D in2) input signals. The CMOS logic includes about 700 low voltage MOS transistors.

### EXPERIMENTAL RESULTS

A photomicrograph of the IC is shown in Fig. 3. IC chip size is 6 mm x 6 mm. The IC electrical characteristics are shown in Table 1. High voltage NMOS transistors having 4  $\mu$ m long, 10.2 mm wide MOS channel and 40  $\mu$ m long offset gate, can flow 0.5 A drain current at 10 V gate bias, which is a high enough current level to drive a large display area dot matrix AC refresh PDP. The high voltage transistor shows about 400 V drain breakdown voltage in the 0 V to 15 V wide gate bias range without any negative resistance, according to pulse current-voltage measurement. This characteristic is still superior to that for 100-150  $\mu$ m long offset gate conventional NMOS transistors. The conventional transistors have larger on-resistance and larger chip

16.3



occupation area compared to that for the shielded source transistor. Therefore, this structure enables easily realizing high integration density MOS ICs. Drain current-voltage characteristics for the high voltage shielded source transistor are shown in Fig. 4.

CMOS logic with shielded source structure (about 4  $\mu\text{m}$  gate length) operates at 2-30 V power supply voltage range and follows 9 MHz clock frequency at 10 V (Fig. 3) (3-6 MHz clock frequency will be large enough for about 2000 character AC refresh PDP to be driven). CMOS logic power consumption is 21 mW at 10 V, 5 MHz clock frequency, which is much less than the power consumption for an E/D MOS logic (over 100 mW).

If integration density increases further, there is a possibility that logic error operation due to a capacitive coupling noise pulse would occur. By using CMOS configuration in logic, stable logic operation is expected to be obtained due to its large noise margin. The other possibility is that the interferences between high and high voltage transistors, high and low voltage transistors, and low and low voltage transistors due to a substrate current, would occur. The substrate current will be caused by low and high voltage transistor's avalanche phenomena, p-n junction's (for example, drain junction for CMOS logic) forward-biasing resulting from capacitive coupling noise pulse and surge voltage.

For example, a large quantity of electrons injected into the substrate diffuse to a certain high voltage transistor and are likely to lead this transistor to negative resistance breakdown by causing the parasitic bipolar transistor to turn on. To investigate such a parasitic bipolar effect, the following experiment was made. In a high voltage transistor biased at a lower voltage than its breakdown voltage, electrons are injected from an adjacent high voltage transistor's drain junction into the substrate, by forward-biasing. These electrons enter into the transistor drain depletion layer and cause avalanche breakdown. As a result, a large quantity of holes are injected into the substrate and cause voltage drop at the substrate. According to the experiment, a conventional transistor showed parasitic bipolar action in low injection current in spite of at lower electric field than that of breakdown, whereas the shielded source transistor didn't show negative resistance breakdown, even at experimentally observable 450 mA injection current level.

Also, there is a possibility that latch up might occur in CMOS logic due to the substrate current. Since high voltage MOS IC uses high resistivity substrate, parasitic lateral npn transistor's base resistance, or the substrate resistance, is high, as mentioned previously. Therefore, when the substrate current causes enough voltage drop at the substrate resistance to make n-channel transistor source junction forward-bias, latch up occurs. In order to investigate such a parasitic bipolar effect, CMOS ability to withstand latch up was experimented upon. The conventional CMOS with 20  $\mu\text{m}$  parasitic lateral npn transistor base (p- substrate:  $N_A = 6 \times 10^{14} \text{ cm}^{-3}$ ) width  $L_M$ , results in latch up phenomena, as shown in Fig. 6, at 6 mA parasitic vertical pnp transistor base (n-well region) injection current level, 10 V collector-emitter bias voltage. As compared with this characteristic, the CMOS with shielded source structure doesn't show latch up, even at 300-350 mA base injection current level. The reason is

that current gain  $\alpha_n$  for the parasitic npn transistor in the shielded source structure is less than  $3 \times 10^{-7}$ . These experimental investigations show that higher integration density IC will be realized.

The fabricated ICs in 28 pin ceramic packages were applied in a plasma display scan driver. The ICs successfully drove the panel at 200 V, 2 MHz without any parasitic effect and any logic operation error due to a capacitive coupling noise pulse (Fig. 7). As a result, in a practically usable high voltage IC, since parasitic bipolar action was effectively suppressed by using the shielded source structure, the high IC reliability was confirmed.

## CONCLUSION

A 16 output high voltage NMOS/CMOS logic IC, designed for driving an AC refresh PDP, was developed using shielded source structure for its NMOS transistors, to realize completely parasitic effect-free high voltage MOS ICs.

Practically, the IC succeeded in driving an AC refresh PDP and its high reliability was verified.

Parasitic effects due to the interferences between high and high voltage transistors, low and high voltage transistors, and low and low voltage transistors in this IC, were experimentally investigated.

These results indicate that much higher packing density, but still a parasitic effect-free high voltage NMOS/CMOS logic IC, will be realized using shielded source structure.

## ACKNOWLEDGEMENT

The authors wish to thank Drs. K. Ayaki and H. Kato for their continuous encouragement and T. Alzawa and K. Hirata for their technical assistance.

## REFERENCES

- [1] K. Fujii et al., "400 V MOS IC for EL Display," ISSCC Digest of Technical Papers, p.46, Feb., 1981.
- [2] S.A. Buhrer et al., "Integrated High-Voltage/Low-Voltage MOS Devices," IEDM Technical Digest, p.259, Dec., 1981.
- [3] B. Weir, "Integrated High-Voltage Driver Circuits in Gate Array Form," SID 1982 Digest, p.263.
- [4] I. Yoshida et al., "Thermal Stability and Secondary Breakdown in Planar Power MOSFETs," IE' ED, Vol. ED-27, No.2, p.395, Feb., 1980.
- [5] H. Sakuma et al., "Parasitic Effect-Free, High Voltage MOS ICs with Shielded Source Structure," IEDM Technical Digest, p.234, Dec., 1982.
- [6] H. Sakuma et al., "Parasitic Effect Free, High Voltage NMOS/CMOS Logic ICs with Shielded Source Structure," Technical Report of IECE, ED 83-8, Apr., 1983.




Fig.1 Cross sectional view of high voltage MOS IC with low voltage CMOS logic circuit. Both high and low voltage NMOS transistors have shielded source structure consisting of an upper n<sup>+</sup> source layer entirely shielded by a lower p<sup>+</sup> ground layer.




Fig.2 16 output high voltage MOS IC blockdiagram. Logic circuit is composed of serial-in and parallel-out shift registers, latches, gates and buffers.




Fig.3 16 output high voltage MOS IC photomicrograph. Chip size is 6 mm x 6 mm.




Fig.4 I-V characteristic for high voltage NMOS transistor with shielded source structure, which shows about 400 V drain breakdown voltage.

High Voltage MOS Tr	
$BV_{OSS}$ (at $I_o < 100 \mu A$ )	400 V
$R_{on}$ (at $V_G = 10 V$ )	$30 \Omega$
$I_{os}$ (at $V_G = 10 V$ )	0.5 A
Low Voltage Logic Circuit	
$f_{clock\ max}$ (at $V_{DD} = 10 V$ )	9 MHz
$V_{DD}$	2V ~ 30V
$P_o$ (at $V_{DD} = 10 V$ , $f_{clock} = 5 \text{ MHz}, C_o = 15 \text{ pF}$ )	21 mW




Table 1. Typical 16 output high voltage MOS IC characteristics. CMOS logic circuit can operate in wide power supply voltage range. High voltage NMOS transistor doesn't show any parasitic bipolar effect for wide gate bias range from 0 V to 15 V.

Fig.6 Base noise current at latch up. (a) For conventional CMOS. (b) For CMOS with shielded source structure. Conventional CMOS shows latch up at 6 mA base injection current level, 10 V collector-emitter bias voltage, whereas CMOS with shielded source structure doesn't show latch up phenomena, even at 350-400 mA.




Fig.5 16 stage shift register's input and output waveforms at 9 MHz clock frequency, 10 V. Shift registers operate up to 12 MHz, at 20 V.





Fig.7 High voltage output waveform, when plasma display panel is driven by the 16 output high voltage MOS IC at 200 V, 2 MHz.






Fig.7 High voltage output waveform, when plasma display panel is driven by the 16 output high voltage MOS IC at 200 V, 2 MHz.




Fig.5 16 stage shift register's input and output waveforms at 2 MHz clock frequency, 10 V. Shift registers operate up to 12 MHz, at 20 V.

# **EXHIBIT L**

**REDACTED**